

1. A protection circuit for protecting integrated semiconductor active devices from damage due to ESD voltages appearing on the circuit power bus lines said circuit comprising:

at least one switching circuit string composed of a first and second used NMOS device and a used PMOS device , wherein the gate of said first used NMOS device is connected to a first voltage source and the drain element of said first used NMOS device is connected to said active devices input/output signal pad and to the drain element of said used PMOS device, and the source of said first used NMOS device is connected to the drain element of said second used NMOS device and the gates of said second used NMOS and said used PMOS are connected to an internal circuit and the source of said used second NMOS is connected to a second voltage source, and the source of said used PMOS is connected to a first voltage source; and

a protection discharging means for discharging ESD energy appearing between said first and said second voltage source.

2. The circuit according to claim 1 wherein said protection discharging means comprises a discharging NMOS device with a first and a special second drain diffusion, and a resistor.

3. The circuit according to claim 2 wherein the drain of said discharging NMOS device is connected to said first voltage source, and the source of said discharging NMOS device is connected to said second voltage source.

4. The circuit according to claim 2 wherein the gate of said discharging NMOS device is connected to the first end of said resistor and the second end of said resistor is connected to said second voltage source.

5. The circuit according to claim 2 wherein said first drain diffusion is a N+ donor diffusion to form a normal NMOS drain region.
6. The circuit according to claim 2 wherein said special second drain diffusion is of opposite dopent than said first drain diffusion and extends under and around said normal drain region.
7. The circuit according to claim 2 wherein said resistor has a value between 1 and 100 K ohms.
8. The circuit according to claim 1 wherein said switching circuit string provides a driving current to said output pad.
9. The circuit according to claim 1 wherein a value of said driving current is determined by the total number of said switching strings and whereby each said string can supply a current between 2 and 48 ma.
10. The circuit according to claim 1 wherein said first voltage source is between 2.5 and 5 volts.
11. The circuit according to claim 1 wherein said second voltage source is ground.
12. An effective Vcc to Vss power ESD protection device with reduced junction breakdown voltage connected between Vcc and Vss power bus lines comprising:
  - a silicon substrate having a first dopent type;
  - field oxide regions within said substrate for isolation of said ESD protection device;
  - a FET gate with abutting spacers for said ESD protection device;
  - multiple regions of a second dopent type of opposite dopent to said substrate for said ESD protection device between said gate and said field oxide regions;

multiple regions of a third dopent type of opposite dopent to said substrate for said ESD protection device between said gate and said field oxide regions;

A special fourth dopent region of similar dopent to said substrate beneath one said second and third dopent region;

5 a protective insulation layer over said ESD protection device; and

first, second and third electrical conductor elements.

13. The ESD protection device of claim 12 wherein said substrate is of P dopent with a concentration between  $1\text{E}14$  and  $1\text{E}15$   $\text{a}/\text{cm}^3$ .

14. The ESD protection device of claim 12 wherein said field oxide isolation regions are  
10 thermally grown to a thickness of between  $4000$  and  $10,000$  Å.

15. The ESD protection device of claim 12 wherein said FET gate consists of gate oxide insulator between  $70$  and  $350$  Å in thickness and a polysilicon conduction element between  $1500$  and  $4500$  Å in thickness.

16. The ESD protection device of claim 12 wherein said FET gate abutting spacers are of  
15 silicon oxide or silicon nitride.

17. The ESD protection device of claim 12 wherein said multiple regions of second dopent type are N doped to a dopent concentration of between  $1\text{E}16$  and  $1\text{E}18$   $\text{a}/\text{cm}^3$ .

18. The ESD protection device of claim 12 wherein said multiple regions of a third dopent type are of N dopent with a dopent concentration of between  $1\text{E}19$  and  $1\text{E}21$   
20  $\text{a}/\text{cm}^3$  and form the source and drain regions of a NMOS FET.

19. The ESD protection device of claim 12 wherein said special fourth dopent region is doped with a P dopent with a dopent concentration of between  $1\text{E}16$  and  $1\text{E}19$   $\text{a}/\text{cm}^3$  and is located below and partially surrounding said NFET drain region.

20. The ESD protection device of claim 12 wherein said drain electrical conductor element is connected to a first voltage source Vcc, and said source electrical conductor element is connected to a second voltage source, Vss or ground. resistor.

21. The ESD protection device of claim 12 wherein said gate electrical conductor element  
5 is connected to the first end of a diffused resistor with a value between 1000 and 100000 ohms.

22. The ESD protection device of claim 12 wherein the second end of said resistor is connected to said second voltage source Vss, or ground.

23. A method of forming a protection circuit for protecting integrated semiconductor  
10 active devices from damage due to ESD voltages appearing on the circuit power bus lines said method comprising:

connecting source region of a used PMOS device and the source and gate of an unused PMOS device to a first voltage source;

connecting the drains of said used and unused PMOS devices to said active  
15 devices input/output pad;

connecting the drain of said used PMOS device to a drain of a first used NMOS device, and the drain of said unused PMOS device to a drain of a first unused NMOS device;

connecting the gate of said used PMOS device and the gate of a second used  
20 NMOS device to separate logic signal lines;

connecting the gates of said first used and said first unused NMOS devices to said first voltage source;

connecting the source of said first used NMOS device to the drain of said second

used NMOS device and connecting the source of said first unused NMOS device to the drain of a second unused NMOS device;

connecting the source of said second used NMOS and the source and gate of said second unused NMOS device to a second voltage source; and

5 connecting said ESD protection discharging means for discharging ESD energy appearing between said first and second voltage source.

24. The method according to claim 23 wherein said ESD protection discharging means comprises a discharging NMOS device with a special diffusion region under and around said device normal drain region of opposite dopent than said normal drain region, and a  
10 resistor with a value between 1000 and 100,000 ohms.

25. The method according to claim 24 wherein said ESD protection discharging means is connected to the circuits to be protected by connecting said drain of said discharging NMOS device to said first voltage source and connecting the source of said discharging NMOS to said second voltage source.

15 26 The method according to claim 24 wherein said ESD protection discharging means is connected to the circuits to be protected by connecting the gate of said discharging NMOS device to the first end of said resistor and connecting the second end of said resistor to said second voltage source.

27. The method according to claim 24 wherein said special diffusion region under and  
20 around said discharging NMOS device normal drain region is created by an ion implant of boron with a dosage between  $1E13$  and  $1E14$  a/cm<sup>2</sup> and an energy of between 10 and 80 KeV, to produce a resultant dopent concentration of between  $1E16$  and  $1E19$  a/cm<sup>3</sup>.

28. The method according to claim 23 whereby said first voltage source is generated to a

positive level above ground designated Vcc with a value between 2.5 and 5 volts.

29. The method according to claim 23 whereby said second voltage source designated

Vss is connected to a voltage level below Vcc, typically ground.

30. The method according to claim 23 whereby said separate logic signal lines are

5 connected to internal logic devices.